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Analytical Evaluation of Via-Plate Capacitance for
Multilayer Printed Circuit Boards and Packages
Yaojiang Zhang, Member, IEEE, Jun Fan, Senior Member, IEEE,
Giuseppe Selli, Member, IEEE, Matteo Cocchini, and Francesco de Paulis

Abstract—The via-plate capacitance for a via transition to a
multilayer printed circuit board is evaluated analytically in terms
of higher order parallel-plate modes. The Green’s function in a
bounded coaxial cavity for a concentric magnetic ring current is
first derived by introducing reflection coefficients for cylindrical
waves at the inner and outer cavity walls. These walls can be perfect electric conductor (PEC)/perfect magnetic conductor (PMC)
or a nonreflective perfectly matched layer. By further assuming
a magnetic frill current on the via-hole in the metal plate, an
analytical formula is derived for the via barrel-plate capacitance
by summing the higher order modes in the bounded coaxial cavity.
The convergence of the formula with the number of modes, as
well as with the radius of the outer PEC/PMC wall is discussed.
The analytical formula is validated by both quasi-static numerical
methods and measurements. Furthermore, the formula allows
the investigation of the frequency dependence of the via-plate
capacitance, which is not possible with quasi-static methods.
Index Terms—Analytical formula, Green’s function in a coaxial
cavity, multilayer package/printed circuit board (PCB), signal integrity, via-holes, via-plate capacitance.

I. INTRODUCTION

V

IAS ARE one of the common structures used in multilayer packages or printed circuit boards (PCBs) to
connect signal traces residing on different layers [1]–[4].
High-speed currents along vertical vias can excite parallel-plate
waveguide modes between power/ground plates of a power
distribution network. This may cause serious power integrity
concerns and significant coupling to adjacent vias. Therefore,
a simple, yet accurate model for via-plane interactions is
highly desirable for analysis and design of high-speed and
high-density multilayer interconnects.
The propagation characteristics of a via-hole have been investigated using full wave methods such as the finite difference
time domain (FDTD) [5] and method of moments (MoM) [6].
On the other hand, a -type lumped-circuit model, consisting
of two excess capacitances and one excess inductance, is usually employed for a via-hole in a plane [7]. The quasi-static integral-equation method is widely used to extract the excess capacManuscript received March 11, 2008; revised May 11, 2008. First published
August 15, 2008; current version published September 5, 2008.
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itances [7]–[11]. Analytical solutions are also proposed to calculate the excess capacitance for a via in a multilayered media
[12]. In addition, microwave network theory is developed in [13]
to construct a single via model in plate pair structures and then
extended to coupling analysis between two vias [14].
Recently, a novel full-wave method based on the Foldy–Lax
multiple scattering method has been proposed to obtain an
admittance matrix for many vias in parallel-plate structures [4],
[15]–[17]. In the Foldy–Lax method, the boundary conditions
on vias are rigorously satisfied, but those counterparts along the
plate pair edges are difficult to be enforced. While the perfect
electric conductor (PEC) boundary can be modeled by densely
distributed stitching vias, the Foldy–Lax method is hard to
handle the perfect magnetic conductor (PMC) boundary, a
popular approximation adopted for sidewalls of power/ground
planes [18]–[22]. This makes the method be restricted to either
infinite or finite circular plate pair structures [15].
Different from the full-wave Foldy–Lax method, a physicsbased model is proposed to combine the lumped circuit of vias
with the impedance of the plate pair [23]–[26]. Due to the separation of vias and the plate pair, this model can treat an arbitrary shaped plate pair. Based on physical intuition, a simple
(perhaps too simple) via lumped circuit is used, which contains a shorting circuit for the via barrel and two via-plate capacitances to take into account the displacement currents between the via and two plates. Simulation and measurements in
[23]–[25] have demonstrated the feasibility of the physics-based
via-plane model, although the boundary condition on vias has
not been rigorously addressed. The purpose of this paper is to
derive an analytical formula using electromagnetic (EM) analysis for the evaluation of the via-plate capacitances, which have
been calculated by numerical methods in previous publications
[23]–[25]. It should be pointed out that the via-plate capacitance
studied herein is different from the above-mentioned excess capacitances of via-holes in [7]–[11]. They correspond to different
via transition structures. The via-plate capacitances are for vias
crossing at least one plate pair, while the excess capacitances
are parasitics for vias crossing a single plate from one side to
the other. The field distributions in the two structures are quite
different. For vias crossing only a single plane, there is no reference plane change for traces.
The top part of Fig. 1(a) shows a schematic of a via in a multilayer plane structure. The entire structure can be viewed as a
special coaxial line that the inner conductor is the via itself and
the multilayer parallel plates construct the deformed outer conductor. While the signal current flows through the via, the multilayer parallel plates provide its return path. The bottom part
of Fig. 1(a) shows the geometry of one of the parallel-plate pair
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Fig. 1. (a) Via in a multilayer parallel-plate structure, and the geometry of
the via and Plate-pair 3/4. (b) Equivalent circuit model for Plate-pair 3/4 as an
example in a cascaded  -circuit model for a via in a multilayer parallel-plate
structure.

comprised of Plate 3 and Plate 4. The radii of the antipad (the
hole in metal plate), and the plate thickness of Plate 3 and Plate
4 are denoted as , and , , respectively. The separation of
the plate pair or the height of the via portion between the plates
is . The via barrel is embedded in the dielectrics with a relative
permittivity of and the via radius is denoted as .
In the via/plate-pair structure shown in Fig. 1(a), a field of the
TEM coaxial mode in the antipad of Plate 3 is converted to the
modes in the plate pair, and then converted
parallel-plate
back into the coaxial mode in the antipad of Plate 4. According
to the physical model proposed in [23] and [24], a corresponding
equivalent circuit model for Plate-pair 3/4 is given in Fig. 1(b).
To facilitate the following description, the via-plate capacitance
in [23] and [24] is divided into two parts: the coaxial and the
barrel-plate capacitances. The coaxial capacitances due to the
and
. In addition,
finite plate thickness are denoted as
and
are used to represent the capacitances between the
via barrel to Plates 3 and 4, respectively. The following sections
will show that these via barrel-plate capacitances are due to the
higher order parallel-plate
modes. On the other hand, the
impedance of the plate pair
characterizes the return path
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impedance of the plate pair for the dominant or propagating parmode.
allel-plate
The impedance of a plate pair,
, has been extensively
studied by various methods. The cavity model with a segmentation method is the most popular approach adopted thus far
[18]–[22]. However, very little research has been devoted to the
evaluation of the via-plate capacitances, which includes both the
and
) and the barrel-plate capacitances
coaxial (e.g.,
and ).
(e.g.,
This paper presents an analytical expression for the via
barrel-plate capacitances (an analytical expression for the
coaxial capacitances is already known and will be introduced
in Section II). The Green’s function is first derived for a concentric magnetic ring current in a general bounded coaxial
cavity with various inner or outer boundaries such as the PEC,
PMC, and nonreflective surface or perfectly matched layer
(PML). The Green’s function is expressed as a summation of
modes of the parallel-plate waveguide in which
all the
multiple scattering of cylindrical waves between inner and
outer walls have been taken into account. The presence of the
outer boundary in a via model makes this paper different from
the previous analytical efforts given in [13]. The outer boundary
helps separate the via model itself from the impedance of the
plate pair while [13] does not differentiate the models of the
vias and plate pair.
The general bounded coaxial cavity is excited with the magnetic frill currents that are obtained from the coaxial TEM mode
in the antipad apertures. This TEM mode assumption is commonly adopted [27], [28]. The magnetic field in the general
bounded coaxial cavity can be obtained by the convolution of
the magnetic frill currents with the derived Green’s function.
This enables the calculations of the vertical currents along the
via. As shown later, the vertical currents on the top and bottom
plates of each via portion are different. According to the current continuity principle, the displacement currents between the
via barrel and the plates contribute to the difference of these
two currents. Based on this observation, the barrel-plate capacitances are derived analytically in terms of the higher order
modes. As the separation of the parallel plates is normally electrically small, these higher order modes decay rapidly in the radial direction from the via. Further investigation proves that the
analytical formula converges quickly with very few summation
terms of the higher order modes. Thus, this approach is more efficient than any numerical method and can be easily integrated in
a circuit simulator. Furthermore, the analytical formula can provide the frequency-dependent properties of the via barrel-plate
capacitance, which is beyond the capability of any quasi-static
method.
II. GENERAL BOUNDED COAXIAL CAVITY
AND THE MAGNETIC FRILL CURRENT
To derive the analytical formula for the barrel-plate capacitance of a via, a plate pair is considered here as shown in Fig. 2.
The radii of the via and antipad are denoted as and , respectively. The separation of the plate pair is represented as . An
is introduced to help the investigaouter circular wall
tion of the attenuation of the higher order parallel-plate modes.
The boundary condition on this outer wall can be PEC, PMC,
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as shown in Fig. 2. The Green’s function of a magnetic ring
current in an unbounded parallel-plate waveguide is given as
[30]

(4)
is the Kronecker delta and the radial function
where
is given as

Fig. 2. Excitation of magnetic frill current in a bounded coaxial cavity.

(5)
or nonreflective PML. Therefore, the structure under investigaand
) becomes a general bounded
tion (
coaxial cavity.
in the antipad aperture in the
The magnetic frill current
plate is considered first. Here, an assumption is adopted
that only the dominant coaxial TEM mode is considered in the
antipad aperture. This is justified by the fact that the cutoff wavelength of the higher order -modes of a coaxial waveguide can
be approximated as [29]
(1)
where integer
is the higher coaxial mode index.
is less than 20 mil in practical designs. Thus, for
Normally
the first higher mode
, the cutoff wavelength is about 40
mil, i.e., the cutoff frequency is about 300 GHz, well beyond 40
GHz, the maximum frequency of interest in this paper. Therefore, all the higher order coaxial modes are neglected herein.
In addition, [27] and [28] have also indicated that the TEM approximation for a coaxial probe provides accurate results over a
wide range of parameters, presenting additional justification of
the assumption.
The TEM coaxial mode assumption in the antipad aperture
as
results in the expression of the magnetic frill current

(6)
,
denote the first-order Bessel function of the
and
first kind and the first-order Hankel function of the second kind,
respectively, and are the observation and source points, and
(7)
mode in a parallel-plate
is the radial wavenumber of the
waveguide.
To extend (4) to a general coaxial cavity bounded by the inner
and
in a parallel-plate
and outer boundaries at
waveguide, as shown in Fig. 2, reflection coefficients for any
mode are introduced with different boundary conditions
and
as
at the boundaries of

(8)

(9)
(2)
is the voltage between the via and antipad, and
where
is a Dirac’s delta function.
With the TEM assumption, the calculation of the coaxial cabetween the via and plate, due to the finite thickpacitance
ness of the plate, is

For a metal via, note that only PEC boundary should be used for
boundary. By considering multiple scattering of all
the
the
modes
between the two boundaries
and
, the Green’s function for a magnetic ring
at
current in a bounded coaxial cavity can be derived as

(3)

(10)

where is the plate thickness and is the relative permittivity
of the dielectrics in which the via is embedded.
where the radial function is changed into
III. GREEN’S FUNCTION IN A BOUNDED COAXIAL CAVITY
FOR A CONCENTRIC MAGNETIC RING CURRENT
To obtain the fields excited by the magnetic frill current
,
the Green’s function for a concentric magnetic ring current
needs to be derived first for the general bounded coaxial cavity,
Authorized licensed use limited to: University of Missouri. Downloaded on December 15, 2008 at 14:27 from IEEE Xplore. Restrictions apply.
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Note that (10) can be simplified to (4) if both the inner and
outer boundaries do not exist, i.e., they are nonreflective PML
boundaries (
and
).
IV. VIA BARREL-PLATE CAPACITANCE FORMULATION
The magnetic field in the bounded coaxial cavity due to the
can be obtained by the following conmagnetic frill current
volution [30]:
(12)

Substituting (2) into (12), we have for

Fig. 3. Displacement current I and the vertical current I generated by the
magnetic frill current M (z = 0) at the bottom (z = 0) and top (z = h) end
of the via in a plate pair.

,
in

(13)
and for

which

the

Wronskian identity
is employed. Thus the vertical
modes. It is
current (16) includes the currents of all the
worth noting that (16) is consistent with [4, eqs. (6) and (7)]
in the case of
. This further validates the Green’s
function derived in (10).
is located on the
Suppose the magnetic frill current
bottom plate of the
plane, as shown in Fig. 3. The vercan then be obtained
tical currents along the via caused by
from (16) as

,

(17)

(14)
The magnetic field expressions derived above are reduced to
[30, eq. (25)] for the unbounded parallel-plate pair when
and
are used.
The electric current flowing on the via surface can be expressed as

A careful observation from (17) found that the vertical current
, and the vertical current
at the bottom end of the via,
, are different. The difference
at the top end of the via,
can be accounted for by the displacement current from the via
, as illustrated in Fig. 3. Thus,
barrel to the metal plate at
we have
(18)
Substituting (17) into (18) yields

(15)
Substituting (14) into (15) and using
yields

,

(19)

The via barrel-plate capacitance can be defined as
(16)

Authorized licensed use limited to: University of Missouri. Downloaded on December 15, 2008 at 14:27 from IEEE Xplore. Restrictions apply.
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Fig. 4. Computational domain for the via-plate capacitance using electrostatic
numerical methods.

Fig. 5. Via barrel-plate capacitance with half via height and the PMC boundary.

Therefore, from (19), the analytical expression for the via barrelplate capacitance is derived as

(21)
Fig. 6. Vertical currents excited by frill magnetic currents
at the bottom and the top of a via.

where denotes the number of modes used in the actual calculations. The convergence of (21) with , as well as other properties of the expression will be discussed later.
It should be noted that the via barrel-plate capacitance between the via and top plate can be similarly derived using a magplate. It can be shown that the
netic frill current in the
via barrel-plate capacitance has the same analytical expression
as (21).

M

and

M

located

Fig. 6 shows the bottom magnetic frill current
and
at
. This satisfies the PMC
its image counterpart
plane. According to (2), the
boundary condition at the
can be expressed as
image frill magnetic current
(22)

V. VIA-PLATE CAPACITANCE CALCULATION
Although the via barrel-plate capacitance, combined with the
coaxial capacitance, is enough to build the circuit model of a
via in a parallel-plate pair, as shown in Fig. 1(b), a via-plate
capacitance concept is further used to validate the barrel-plate
capacitance formula (21). In [24] and [25], the via-plate capacitance associated with a specific plate is defined in the region
bounded by two PMC boundaries placed in the middle of the
two adjacent plates. As an example, Fig. 4 gives the via-plate
capacitance domain associated with a plate. The dashed boundaries are specified as PMC, which are required by numerical
methods to calculate the via-plate capacitance. This section discusses the relationship of the via-plate capacitance and the via
barrel-plate and the coaxial capacitances so that analytical formula (21) can be validated.
According to the assumption of the TEM mode in the antipad
aperture, the via-plate capacitance in the capacitance domain
shown in Fig. 4 contains three parts, i.e.: 1) the coaxial capaciand two barrel-plate capacitances
and .
tance
Without losing generality, the structure shown in Fig. 5 is
studied. The following discussion will demonstrate that the
in this structure, is
barrel-plate capacitance, denoted as
exactly the same as the barrel-plate capacitance , shown in
Fig. 2, which can be evaluated using (21).

Replacing
in (16) with
and
, the vertical current generating by the magnetic frill current
is

(23)
Therefore, the vertical current at the bottom end of the via
excited by both
and
can be obtained by adding (17)
and (23) together and setting

Authorized licensed use limited to: University of Missouri. Downloaded on December 15, 2008 at 14:27 from IEEE Xplore. Restrictions apply.
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The total vertical current at the bottom end of the via
is
must be accounted for by the
not zero. As shown in Fig. 6,
displacement current from the barrel to the plate in order to satisfy the current continuity condition. Note that this displacement
current is exactly the same as the displacement current given in
(19). This proves that the barrel-plate capacitance , as shown
derived in the
in Fig. 5, is the same as the barrel-capacitance
previous section. The analytical expression of the barrel-plate
capacitance (21) can then be used to evaluate the via-plate capacitance defined in Fig. 4 as
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TABLE I
COMPARISON OF THE VIA-PLATE CAPACITANCE VALUE CALCULATED BY
ELECTROSTATIC SOLVERS Q3D [23], CST EM STUDIO, AND THE
ANALYTICAL FORMULA (25) (h = h = 0:2286 mm (9 mil),
t = 0:0254 mm (1 mil), " = 3:84

(25)
where
is the coaxial capacitance due to the finite thickness
and
are upper and bottom
of the metal plate using (3);
barrel-plate capacitances, which can be evaluated analytically
using (21) as

(26)
and
(27)
Note that the full height
or
is used in (26), although the
and
are depicted in Fig. 4 for the compuhalf heights
tational domains of barrel-plate capacitances using numerical
methods.
VI. VALIDATION AND NUMERICAL RESULTS
The analytical formula (25) of the via-plate capacitance, evaluated by both (3) and (21), is first validated with electrostatic
numerical methods. Table I presents the comparisons of the viaplate capacitances obtained by the Q3D Extractor (Ansoft Corporation, Pittsburgh, PA) in [23], the CST EM Studio Electroin (21). The difStatic solver, and those by (25) using
ferences between the analytic formula and those electrostatic
solvers are only a few femtofarads. The computational time
using CST EM Studio and the analytical formula are also listed
in Table I (on a PC with a genuine Intel 3391-MHz CPU and
2-GB memory). As expected, the analytical formula takes a fraction of second (using MATLAB code) to evaluate the via-plate
capacitance, while the numerical solver costs several hundred
seconds.
The analytical formula of the via-plate capacitance is also
validated with measurements. Fig. 7(a) and (b) shows the top
and side views of a test board geometry. It contains eight
power/ground square plates with a side length of 9.144 mm
(360 mil). Stitch vias along the boundaries of these plates
construct seven cascaded cavities with PEC sidewalls. A via
mm of the board from the lower
is located at
left corner to connect the two striplines in the top and bottom

Fig. 7. Test geometry with a via of a = 0:1270 mm (5 mil), b = 0:3810 mm
(15 mil) in a stack up with h = 0:3048 (12 mil), h = 0:2032 mm (8 mil),
L = W = 9:144 mm (360 mil), and x = y = 3:937 mm (155 mil).
(a) Top view. (b) Side view of the stack up and its equivalent-circuit model for
simulation.

plate pair. The separations of the different plate pair are
mm and
mm, as shown in Fig. 7(b).
All dielectric layers have a dielectric constant of 3.5 and a loss
tangent of 0.02. There are three different via-plate capacitances
fF,
fF, and
fF obtained by
as
the analytical formula (25). Fig. 7(b) also shows the cascaded
equivalent circuits based on the physical via-plate model [23],
[24]. Note that each stripline is modeled by two microstrip
lines, as proposed in [24]. The circuit model is analyzed using
the Advanced Design System (ADS), a circuit simulator from
Agilent Technologies, Palo Alto, CA.
The -parameters of the test case were measured using Agilent Technologies’ vector network analyzer (VNA) E8364A

Authorized licensed use limited to: University of Missouri. Downloaded on December 15, 2008 at 14:27 from IEEE Xplore. Restrictions apply.
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Fig. 8. (a) Comparison of return loss with or without including via-plate capacitances with the measurement results. (b) Impedance of one of the plate pair
of stack-up structure (height: 0.3048 mm).

with a frequency band from 45 MHz to 50 GHz. The microwave
probes used were made by GGB Industries Inc., Naples, FL,
model 40A G–S and S–G with a 225- m pitch. The short-openload-thru (SOLT) calibration was conducted using a CS-14 calibration substrate, also made by GGB Industries Inc.
Fig. 8(a) shows the impact of the via-plate capacitances on
return loss and the comparison of the simulation and measurement results. Obvious difference can be observed if the via-plate
capacitances are not considered in the circuit model. After the
via-plate capacitances are added, a good agreement is found between the measurement and simulation. The discrepancies at the
frequencies higher than 20 GHz are possibly due to the signal
launch that has not completely accounted for in the measurement and the trace-to-via discontinuities that are not included in
the modeling. Fig. 8(b) provides the impedance profile of one of
) using [24, eq. (1)]. It can be seen that the
the plate pair (
peaks of
are correlated to the peaks of the return loss.

Fig. 9. Comparison of the simulations of transmission coefficient with/without
the via-plate capacitances with the measurements. (a) Amplitude of S .
(b) Phase of S .

Fig. 9(a) and (b) presents the comparison of the simulation
and measurement results of the amplitude and phase of the transbetween the two ports at the ends of
mission coefficient
stripline traces. Again, it can be clearly seen that the simulation result without including the effect of the via-plate capacitances, shown as the dotted line, significantly deviates from the
measurement, especially at high frequencies. On the other hand,
the circuit model with the via-plate capacitances, shown as the
dashed line, agrees very well with the measurement for both the
amplitude (no more than a couple of decibels difference when
the frequency is up to 20 GHz) and phase (no obvious difference up to 27 GHz) of the transmission coefficient. This further
demonstrates that the via-plate capacitances cannot be neglected
in the analysis of a multilayer structure.
The results given in Table I, as well as Figs. 8 and 9, validate
the accuracy of the analytical expression of the via-plate capacitance. Fig. 10 shows the rapid convergence of the barrel-plate
capacitance value with the increase of the modes used in (21).
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Fig. 12. Frequency-dependence of the via-plate capacitance in (25) with different via height (a = 0:1016 mm (4 mil), b = 0:3556 mm (14 mil), t =
0:0254 mm (1 mil), " = 3:84).
Fig. 10. Convergence of the barrel-plate capacitance in (21) with the increase
of the mode number N .

Fig. 11. Impact of the different radii of the outer boundaries on the via barrelplate capacitance in (21). (a) h = 0:4572 mm (18 mil). (b) h = 0:2286 mm
(9 mil) (a = 0:1016 mm (4 mil), b = 0:3556 mm (14 mil), " = 3:84).

This demonstrates that the analytical formula is much more
computationally efficient than numerical solutions.
The via height or separation of plane pair has a direct impact
on the decay rate of the higher order modes. Fig. 11(a) presents

the convergence of (21) with different radii and boundary conditions. In this example, the via height is larger than the radius of via antipad. It can be seen that with the increase of the
outer boundary radius , the via barrel-plate capacitances extracted by (21) for either PMC or PEC outer boundaries converge to that obtained for nonreflective PML boundary. The
outer boundary condition has little impact on the barrel-plate
. Fig. 11(b)
capacitance evaluation when is greater than
shows another example geometry where the via antipad radius is
larger than the via height. Similarly, the boundary condition of
outer boundary has a negligible impact on the evaluation of
. This
the barrel-plate capacitance when is greater than
is because the higher order
modes excited by the magnetic frill currents decay rapidly in the radial direction in the
parallel-plate waveguide. In this special case, when the condiis satisfied, all the higher order modes
tion
can be neglected at the outer boundary.
The introduction of outer boundary in (21) provides an easy
way to judge whether higher order modes are required to model
coupling between two adjacent vias. In practical designs, when
the via structures are the same, the distance between two vias
is at least two times their antipad radii in most of the cases.
This implies that, in these cases, only the dominate mode, i.e.,
, is needed to determine the mutual via coupling. This justifies the via circuit model shown in Fig. 1(b), where each via
is modeled individually and the mutual coupling is included in
that only considers the domthe parallel-plate impedance
mode. However, when the separation of two adjainant
cent vias, namely, , is small enough that the barrel-plate capacitance cannot converge with different boundary conditions
, the via coupling cannot be accurately described by
at
the circuit model shown in Fig. 1(b). Then multiple scattering of
the higher order modes must be considered by a more rigorous
method such as the Foldy–Lax multiple scattering method [4],
[15]–[17].
Fig. 12 shows the frequency-dependent via-plate capacitances for different via heights or separations of the plate pair. It
can be seen that smaller via height results in weaker frequency
dependence. In the case of a via height of 0.6096 mm (24 mil),
the via-plate capacitance increases from 95 fF at 10 GHz to

Authorized licensed use limited to: University of Missouri. Downloaded on December 15, 2008 at 14:27 from IEEE Xplore. Restrictions apply.
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Fig. 13. Barrel-plate capacitance versus via height with a fixed antipad radius
(b = 0:25 mm, " = 3:84).

Fig. 14. Barrel-plate and coaxial capacitances versus the via radius with fixed
antipad radius and via height (b = 0:8 mm, h = 0:254 mm, t = 0:0254 mm,
" = 3:84).

more than 195 fF at 100 GHz. Therefore, when the via height is
large, the via-plate capacitance cannot be viewed as a constant
value at high frequencies. A frequency-dependent capacitance
must be adopted to ensure the accuracy of the circuit model.
This is one of the main advantages of the analytical formula
over a quasi-static approach. Note that the coaxial capacitance
in (3) does not change with frequencies. Thus, the frequency
dependence in the via-plate capacitance is solely caused by the
barrel-plate capacitance in (21).
Fig. 13 shows the via barrel-plate capacitance versus via
height. It indicates that the via barrel-plate capacitance increases monotonically with the via height, and, in the case of
the same antipad radius, a larger via radius leads to a larger
capacitance.
Fig. 14 compares the barrel-plate capacitance by (21) and
the coaxial capacitance by (3) with the increase of the via
radius. It can be seen that with the fixed antipad radius and via
height, these capacitances increase steadily. Although the per
unit length coaxial capacitance is larger than its barrel-plate
counterpart, the barrel-plate capacitance is larger than the

coaxial capacitance since the via height is usually much larger
than the plate thickness.
Finally, it is worth mentioning that, in this paper, only one
signal via is illustrated in a multilayer plate pair structure.
However, as already demonstrated in [23] and [24], the via
circuit model can be easily extended into multiple via cases.
then becomes an
The impedance of plate pair
matrix if there are
vias in the plate pair. These vias can be
either signal vias or power/ground vias. The impedance matrix
not only acts as a return path for each via, but also takes
into account the via coupling among different vias due to the
propagating
mode.
When vias are placed extremely close to each other, the higher
modes are not contained in a local region adjacent
order
to each via any more. They could result in the coupling among
the vias that is not considered in the via circuit model in [23]
and [24].
VII. CONCLUSION
By introducing the reflection coefficients for the cylindrical
waves from the inner and outer boundaries, the Green’s function for a concentric magnetic ring current in a general bounded
coaxial cavity is first derived as a summation of all the
modes in a parallel-plate waveguide. The Green’s function is
valid for any general inner and outer boundaries with PEC/PMC
or nonreflective PMLs. Previous studies have demonstrated that
the TEM mode in a coaxial geometry is a good approximation
for the tangential electric field in the antipad of a via. Based on
this approximation, the vertical currents along the via can be obtained through the convolution of the magnetic frill current with
the derived Green’s function. By enforcing current continuity,
a displacement current from the via barrel to the metal plate is
obtained. Thus, an analytical formula is found based on the displacement current to calculate the via barrel-plate capacitance,
modes.
which is expanded as a summation of all the odd
The analytical formula has been validated by the comparisons
with quasi-static numerical solvers, as well as the measurement
of a multilayer test board. The formula is demonstrated to be
computationally efficient as only tens of the higher order modes
are required to achieve a convergence. This is due to the fact that
as the separation of the power/ground plates is electrically small,
modes decay rapidly along the radial dithe higher order
rection of a via. This also explains the fact that the via capacitance converges quickly with the increase of the radius of the
outer boundary no matter which type of boundary condition is
applied. In addition, the analytical formula gives the frequency
dependence of the barrel-plate capacitance. Studies show that
the frequency dependence of the barrel-plate capacitance has to
be included for large via heights at high frequencies. This helps
validate the frequency limitations of a via circuit model. The
analytical formula for the via-plate capacitance is more convenient than any numerical methods in terms of its compatibility
with circuit simulators.
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